

United States Patent and Trademark Office

COMMISSIONER FOR PATENTS
UNITED STATES PATENT AND TRADEMARK OFFICE
WASHINGTON, D.C. 20231
www.uspto.gov

BIBDATASHEET

Bib Data Sheet

CONFIRMATION NO. 4653

SERIAL NUMBER 10/628,601		FILING DATE 07/28/2003 RULE	CLASS 438		ROUP ART UNIT 2812		T ATTORNEY DOCKET NO. 31692-73091		
APPLICANTS									
Michael J. Berman, Portland, OR;									
George E. Bailey, Welches, OR; Rennie G. Barber, Gresham, OR;									
** CONTINUING DATA **********************************									
** FOREIGN APPLICATIONS ************************************									
Foreign Priority claims 35 USC 119 (a-d) con met		yes no	STATE OR	SHE	ETS T	OTAL	INDEPENDENT		
					RAWING CLA		CLAIMS 1		
ADDRESS LSI Logic Corporation 1551 McCarthy Blvd. Milpitas, CA 95035									
TITLE Method and apparatus for detecting backside contamination during fabrication of a semiconductor wafer									
					☐ All Fees ☐ 1.16 Fees (Filing)				
FILING FEE	FEES	FEES: Authority has been given in Paper No to charge/credit DEPOSIT ACCOUNT				☐ 1.17 Fees (Processing Ext. of time)			
RECEIVED	No for following:				☐ 1.18 Fees (Issue)				
750					□ Other □ Credit				